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[571 ABSTRAa 
A frequency control system is provided which makes an 
initial correction of the frequency (fcLK) of its own 
timing circuit (50,52,54,56) after comparison against a 
frequency (fREF) of known accuracy and then sequen- 
tially checks and corrects the frequencies of several 
voltage (13a. . .  13e) controlled local oscillator circuits 
(12a. . .  12e). The timing circuit initiates the machine 
cycles of a central processing unit (30) which, over a 
sampling interval having a duration of a fixed number of 
machine cycles, applies a frequency index (FI) to an 
input register (22) in a modulo-sum frequency divider 
stage (20) and enables a multiplexer (16) to clock an 
accumulator register (26) in the divider stage (20) with 
a cyclical signal derived from the oscillator circuit 
being checked. Upon expiration of the interval, the 
processing unit (30) compares the remainder (FN) held 
as the contents of the accumulator (26) against a stored 
zero-error constant and applies an appropriate correc- 
. , . 60e, 62e, 64e) to shift the frequency of the oscillator 
being checked. A signal taken from the accumulator 
register (26) may be used to drive a phase plane ROM 
(94) and, with periodic shifts in the applied frequency 
index (FI), to provide frequency shift keying of the 
applied resultant output signal. Interposition of the 
phase adder (90) between the accumulator register (26) 
and phase plane ROM (94) additionally permits phase 
shift keying of the output signal by periodic variation in 
the value of a phase index (PI) applied to one input port 
of the phase adder (90). An overflow signal may be 
taken from an adder (24) in the frequency divider stage 
(20) to drive an auxiliary counter (120) to provide a 
prescaling number which can be used by the central 
processing unit (30) to expand the correction range of 
the control system. 
tion word (CW) to a correction stage (604 62a, . . .  64u, 
16 Claims, 6 Drawing Figures 
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1 
AUTOMATIC OSCILLATOR FREQUENCY 
CONTROL SYSTEM 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 U.S.C. 2457). 
TECHNICAL FIELD 
This invention relates to frequency control systems 
and, more particularly, to a system for automatically 
controlling the frequency of an electronic oscillator. 
BACKGROUND ART 
Electronic oscillators have long served as local fre- 
quency sources for such diverse applications as generat- 
ing fixed carrier frequencies in radio transmitters and 
controlling synchronism in digital data processors. 
With the advent of high frequency, multiple channel 
data networks, it has become critically important for 
error free operation to maintain each local oscillator in 
continuous operation at a single, invariant frequency. In 
a network providing for transmission of data over nar- 
row bandwidth, radio frequency channels, for example, 
a minor drift in one oscillator frequency of merely a few 
cycles will cause interference in neighboring channels 
resulting in the loss of nearly all data transmitted over 
the affected channels. Moreover, if the oscillator also 
serves as a local clock in a data transmission network, 
the same frequency drift will cause a delay in transmis- 
sion which will interfere with transmissions by other 
networks allocated different time slots on the same 
channel. The effects of frequency drift are compounded 
if the network depends upon some form of angle modu- 
lation for processing transmitted digital data. 
Early efforts to avoid the occurrence of frequency 
drift tended to concentrate on the quality of the oscilla- 
tor and the stability of its environment with techniques 
such as using a crystal for controlling the oscillator’s 
frequency and maintaining the crystal inside an oven at 
a constant temperature. The use of high quality crystals 
maintained in ovens, however, does not obviate such 
causes of long term frequency drift as crystal aging. 
Moreover, high quality crystals mounted inside ovens 
are not only too expensive for most applications, partic- 
ularly multi-channel networks where each channel usu- 
ally has a discrete oscillator, but necessitates a large 
source of constant power to maintain the oven tempera- 
tures. This latter requirement renders high quality, ov- 
en-mounted crystals unsuitable for use in remotely de- 
ployed networks powered by small batteries. 
More recent efforts have concentrated upon develop- 
ment of phase locked loops for detecting and correcting 
frequency drift of a variable-frequency local oscillator. 
In one instance, this required the use of a digital counter 
being enabled by a master clock during a sampling inter- 
val to count pulses of the variable local oscillator. At 
the end of the sampling interval, the contents of the 
counter are compared by a microprocessor with a pre- 
determined digital word stored in memory. Any differ- 
ence between the counter contents and the digital word 
is then used, in successive steps, to vary the frequency 
of the local oscillator. 
Another effort uses programmable microprocessors 
timed by external frequency standards in phase-locked 
2 
loops to control the frequencies of a plurality of digital- 
ly-variable slave oscillators. The microprocessors com- 
pare control words as generated with the same words 
after those words have been cycled through the phase- 
5 locked loops. Then, error signals proportional to differ- 
ences between the generated and cycled words are 
applied to the slave oscillators to shift their resonant 
frequencies. 
The precision to which these prior art approaches are 
10 able to maintain the frequency of an electronic oscilla- 
tor is inherently limited by both the duration of their 
sampling intervals and the bit capacity of their counter 
registers. Substantially longer sampling intervals are 
infeasible because longer intervals would limit the avail- 
l5  ability of the oscillators for their intended purposes 
while larger registers are expensive and necessarily 
require microprocessors with larger data handling ca- 
pacities. Moreover, a satisfactory degree of long-term 
oscillator stability can be achieved in a phase locked 
2o loop approach only by integrating several samplings 
taken over a large number of oscillator cycles, a proce- 
dure which is undesirable because it not only limits the 
useful availability of an oscillator for other uses but also 
consumes greater quantities of microprocessor time per 
25 oscillator and thereby limits the number of oscillators 
which can be controlled by a single frequency control 
system. 
STATEMENT OF INVENTION 
Accordingly, it is one object of this invention to pro- 
vide an improved system for controlling the frequency 
of an electronic oscillator. 
It is another object to provide a system for automati- 
35 cally stabilizing the frequency of an oscillator with 
minimal consumption of power. 
It is still another object to provide a system for auto- 
matically counteracting long-term drift in the frequency 
of an oscillator. 
It is a still further object to provide a system for 
simultaneously controlling the frequencies of several 
oscillators. 
It is also an object to provide a programmable system 
for automatically controlling the frequencies of one or 
It is another object to provide a system for digitally 
modulating the frequency and phase of a cyclical signal. 
These and other objects are achieved with a system 
for automatically controlling the frequencies of one or 
50 more electrically controllable oscillators through se- 
quential correction iterations. A cyclical signal from 
one of the local oscillators is passed by a multiplexer 
held in an enabled condition during a sampling interval 
regulated by a timing stage and used to clock an accu- 
55 mulator register of a modulo-sum frequency divider. 
The contents of the accumulator are incremented dur- 
ing each pulse of the cyclical signal by a frequency 
index number supplied by a central processing unit. 
After termination of the sampling interval, the contents 
60 of the accumulator register are compared by a central 
processing unit with a predetermined ideal count stored 
in memory. Any variation found during the comparison 
generates a correction word which is applied to shift the 
frequency of the oscillator. 
30 
4o 
45 more oscillators in a single network. 
65 BRIEF DESCRIPTION O F  DRAWINGS 
A more complete appreciation of this invention and 
many of the attendant advantages thereof will be 
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readily apparent as the same becomes better understood signal f;. Consequently, whenever multipliexer 16 
by reference to the following detailed description in clocks accumulator 26 with a pulse of cyclical signal f;, 
which like numbers’indicate the same or  similar compo- the contents of accumulator 26 are incremented by the 
nents, and wherein: frequency index and transferred back to the accumula- 
FIG. 1 is a block diagram of an embodiment of the 5 tor 26. This occurs at a rate of one addition per cycle of 
invention. signal f;. In effect, frequency divider 20 takes a count of 
FIG. 2 is a flow chart illustrating one mode of opera- the number of c y ~ l s s  of signal f, clocking the accumula- 
tion for the embodiment of FIG. 1. tor while multiplexer 16 is enabled (Le., the accumulator 
FIG. 3 is a diagrammatical representation Of a num- is clocked by signal fi during a finite time “sampling 
ber of signal Pulses occurring in the embodiment of 10 interval”). The sampling interval is preset to assure that 
FIG. 1 during a frequency correction routine. a large number of cycles (e.g., 107) of signal f; clock 
accmulator 26. Accordingly, the product of the dura- 
1 modified to provide angle modulation. tion of the interval and the characteristic frequency of 
signal f; exceeds the capacity of accumulator 26. In 
divides the product of the duration of the sampling 
interval, the characteristic frequency and the frequency 
index of its 2’1 binary capacity. 
Frequency division is carried out by divider 20 by 
2o taking signal f; from MUX 16 and using the fi signal to 
FIG. 4 is a block diagram Of the embodiment of FIG. 
FIG. 5 is a block diagram ofthe embodiment of FIG. 
modified to provide a wide range Of frequency con- l 5  effect, during a sampling interval frequency divider 20 
trol. 
is a flow chart 
tion of the embodiment of FIG. 5. 
DETAILED DESCRIPTION OF THE 
INVENTION 
the mode Of Opera- 
Refer now to the drawings and, in particular, to FIG. 
1 which illustrates the interconnections between the 
several stages of a system for automatically controlling 
the frequencies of a plurality of voltage controlled local 25 
oscillator circuits 12a. . . 12e. Typically, these circuits 
are Colpitts or  Pierce type oscillators used for such 
purposes as providing carrier frequencies for transmis- 
sion of digital data over narrowband channels. Each of 
these circuits provides a sinusoidal output signzl having 30 
a characteristic frequency determined principally by 
individual corresponding crystals 130. . . 13e. The sig- 
nal provided by each oscillator circuit is shaped by 
pulse shapers such as Schmitt triggers 14a . . . 14e to 
provide a cyclical square wave output signal having the 35 
characteristic frequency of the associated oscillator 
circuit. The cyclical signals are selectively fed into a 
multiple channel multiplexer 16 which, when enabled, 
passes one of the cyclical signals, f,, to a modulo-2’1 sum 
frequency divider 20. 40 
The principal components of frequency divider 20 
are a multi-bit input register 22, a full adder circuit 24 
and an n-bit accumulator register (ACC) 26 intercon- 
nected by multi-bit, parallel data buses A, B and C .  The 
selected cyclical signal passed by multiplexer 16 is again 
squared by a pulse shaper such as a Schmitt trigger 27 
which also introduces a phase inversion in fjand thereby 
delays propagation of each pulse by one-half of a clock 
cycle and is applied simultaneously to one input of an 
AND gate 28 and a latch control port of accumulator 
26. The output from another Schmitt trigger 29 is ap- 
plied to a second input port of AND gate 28. Concur- 
rence of output signals from both Schmitt triggers 27, 
29 causes AND gate 28 to trigger register 22, thereby 
causing the contents of register 22 (a binary number 
called the “frequency index”) to continuously appear 
via data bus A at one set of inputs of adder 24. The 
interposition of Schmitt triggers 27, 29 and A N D  gate 
28 between register 22, accumulator 26 and the applied 
signals removes any possibility of a glitch causing a 
spurious output from accumulator 26. Simultaneously, 
the same output of Schmitt trigger 27 clocks accumula- 
tor 26, which latches on the trailing edge of the control 
pulse, thereby causing its contents to be transferred via 
data bus B into one set of inputs of adder 24 and subse- 
quently transferred via data bus C to the input port of 
accumulator 26. Schmitt trigger 27 continues to apply a 
trigger pulse to accumulator 26 during each cycle of 
45 
50 
55 
60 
65 
initiate the successive additions to the binary nimbers 
present on data buses 35a and 356 as they appear at the 
adder 24 and accumulator 26. The division factor for 
divider 20, is, in effect, the ratio of fj to the output fre- 
quency on lines 3512 and 35d, which are the time rate of 
overflow of the accumulator 26, Le., the ratio of the 
value of the number at 354 35b divided by 2’1 power, 
when n is the number of binary bits. As a consequence 
of the divider 20 design, each time the count exceeds the 
capacity of accumulator 26 during the sampling inter- 
val, the content of the accumulator is returned to all 
zeros and the carry bit is lost. At the conclusion of the 
sampling interval, therefore, the contents of accumula- 
tor 26 will equal the modulo-2’l sum of the product of 
the duration of the sampling interval, the characteristic 
frequency, the frequency index, and the reciprocal, 2-’1, 
of the accumulator’s capacity. This modulo 2’1 sum is 
referred to as a “frequency number.” 
The frequency index is applied to register 22 prior to 
each sampling interval by a central processing unit 30 
via a multi-bit, parallel data bus 32 through two small 
parallel input-output (I/O) ports 34a, 346 via bidirec- 
tional parallel multi-bit data buses 35, 35b2. Each of the 
input-output ports has the same capacity as bus 32; 
together they inexpensively double the data capacity of 
the bus. Accumulator 26 is connected to processing unit 
30 via data buses B, 32,3512 and 35d, through two paral- 
lel input-output ports 34c, 34d. CDP1852 chips may 
serve as the input-output ports for data bus, 32. The 
principal components of the central processing unit are 
a microprocessor (P) 36, such as a commercially avail- 
able CDP1802 manufactured by RCA, a read only 
memory (ROM) 38, and a random access memory 
(RAM) 40. The main memory storage for the process- 
ing unit is provided by ROM 38 which may be formed 
by commercially available units, such as a a pair of 
IM6654 EPROM’s providing a 512x 8 bit block of 
permanent storage for program functions, instructions 
for controlling the flow of information through the 
system, and addresses of constants (e.g., frequency indi- 
ces) stored in memory 40 and used during operation of 
the system. Memory provided by RAM 40, which may 
be formed by two commercially available units such as 
a pair of CDP1822 chips coupled in parallel to provide 
a 256 X 8 bit read/write array, is used for storage of the 
constants and variables (e.g., the last frequency number) 
occurring during operation of the system. 
4.5 50,292 
5 
Memory locations in ROM 38 and RAM 40 are seri- 
ally arranged and are addressed by microprocessor 36 
through address logic 44 which provides latching and 
decoding of the microprocessor’s memory address lines. 
Address logic 44 may be formed by a complementary 
pair of commercially available gate circuits such as a 
CD4042 quad D-latch and an associated CD4011 quad 
NAND gate. In such a configuration, enable and chip 
select signals necessary for microprocessor 36 to ad- 
dress memory locations in ROM 38 and RAM 40 are 
provided by using a leading timing pulse A (TPA) and 
a lagging timing pulse B (TPB) sequentially provided 
by microprocessor 36. Timing pulse A is used to latch 
the high-order byte of an address in the quad D-latch 
and timing pulse B is used to latch the low-order byte 
while a true/complement output from the quad NAND 
gate furnishes address input bits to ROM 38 and RAM 
40. A high speed dual J-K flip-flop 45 (e.g., a 4027-type 
device manufactured by Fairchild Semiconductor) 
must be used between ROM 38 and microprocessor 36 
to satisfy interface requirements set by the manufacturer 
of ROM 38 for enabling and disabling ROM 38. Micro- 
processor 36 applies the TPA signal to the flip-flop 
J-input port and the main clock signall to multivibrator 
45, thereby causing multivibrator 45 to strobe ROM 38 
on at appropriate times required for readout of the de- 
vice data. Timing pulse B is applied to ports 342, 34b, 
34c, and 34d to respectively gate the high- and low- 
order bytes of the frequency indices and frequency 
numbers between the input-output ports and the data 
buses. A control output port 46, formed, for example, 
by a commercially available unit such as a CDP1852 
chip, is used as a latch to receive and hold two or three 
bit binary selection words (SW) transferred via bus 32 
from memory 40. Each selection word specifies one 
channel of multiplexer 16. When directly addressed by 
logic 44 as a memory location, a selection word held by 
output port 46 directly enables multiplexer 16 to apply 
the cyclical signal on the channel specified to accumula- 
tor 26 via Schmitt trigger 27. Address logic 44 continu- 
ously addresses output port 46 during the sampling 
interval. 
Although microprocessors such as the CDP1802 are 
usually able to generate their own clock signals, an 
external timing source driven by a local oscillator 50 
and controlled by a crystal 52, is used as a clock for the 
microprocessor. As explained more fully hereinafter, 
the use of oscillator 50 as an external timing source 
permits the frequency of the timing source to be regu- 
lated in the same manner as the frequencies of local 
oscillators 121. . . 12e. The output signal of the clock 
oscillator 50 is passed through a buffer 54 (e.g., a 
CD4050 non-inverting CMOS buffer), squared by 
Schmitt trigger 56, and applied as a train of square wave 
pulses, fCLK, directly to the clock port of microproces- 
sor 36, where the clock signal is internally divided (e.g., 
by eight) down to a frequency which controls the inter- 
nal operations of the microprocessor and which is used 
to generate timing pulses A and B during each machine 
cycle of the central processing unit. 
Central processing unit 30 is coupled to a plurality of 
latches (D/L) 60a . . . 60e, 60f via data bus 32. The 
latches individually feed multi-bit equivalent digital-to- 
analog (DAC) converters 62a . . . 6%. 62f: The ampli- 
tude of the analog direct-current outputs provided by 
the digital-to-analog converters are, in turn, applied as 
constant amplitude control voltages by current-to-volt- 
age converters 64a. . . 64e, 64f to varactor diodes 66a. 
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. . 66e, 66f in the oscillator circuits 12a . . . 12e, 50, 
respectively. Any shift in the amplitude of a control 
voltage provided by converters 62a. . . 62f varies the 
capacitance of the corresponding varactor diode lo- 
cated in the frequency determining network of each 
ocillator circuit, thereby effecting a small but finite, 
shift in the output frequency of the oscillator circuit. In 
effect, the data latches, digital-to-analog converter 
stages, current-to-voltage converters, and varactor di- 
odes, in conjunction with multiplexer 16, frequency 
divider 20, and processing unit 30, form a plurality of 
low-speed, independent, closed automatic frequency- 
control loops for the local and clock oscillator circuits. 
Stability of clock oscillator stage 50 is periodically 
checked against an external frequency, fREF, derived 
from a reference signal, such as the 10 megahertz WWV 
carrier frequency. An antenna 70 feeds the WWV car- 
rier to a conventional, high-sensitivity receiver formed, 
for example, by a front-end radio-frequency amplifier 
72 and an intermediate-frequency amplifier 74. Inter- 
mediate-frequency amplifier 74, preferably a high-gain 
amplifier-and-limiter combination having an automatic 
gain control (AGC) loop to regulate amplifier 72, re- 
covers the carrier signal in squarewave form. A com- 
mercially-available CA3089 chip may be used as inter- 
mediate frequency amplifier 72. The square wave is 
applied to a Schmitt trigger 76 (e.g., a 74LS14 hex 
Schmitt trigger chip), squared, and applied to multi- 
plexer 16. Together, clock oscillator 50, its crystal 52, 
buffer 54, Schmitt trigger 56, antenna 70, and amplifiers 
72,74 provide a precise, correctable source of timing to 
the frequency control system. 
Before the frequency control system can be used to 
check and correct the frequency of clock oscillator 50, 
a selection word must be stored in memory 40 to specify 
and enable selection of the channel of multiplexer 16 
which receives the reference signal (fREF) derived from 
the WWV carrier frequency. Also, a corresponding 
frequency index, zero error constant, and look-up table 
of normalizing constants must be stored in memory 40. 
Moreover, when one or more local oscillators are cou- 
pled between the other channels of multiplexer 16 and 
the corresponding current-to-voltage converters 64u . . 
. 64e, selection words specifying those channels, to- 
gether with frequency indices, zero-error constants, and 
look-up tables of normalizing constants must be stored 
in memory 40 for each of the local oscillators. 
A frequency index is a predetermined multi-bit (typi- 
cally less than sixteen bits) digital word selected for a 
particular oscillator to assure that, if the frequency 
generated by that oscillator is accurate, the frequency 
number appearing as the contents of register 26 upon 
termination of a sampling interval will fall within a 
desired range (e.g., plus or minus one cycle) of a prede- 
termined value (Le., the zero-error constant). Although 
the frequency index may have any value within the 
capacity of adder 24, it is preferable to set the value of 
a frequency index so that the frequency- number ob- 
tained after accumulator 26 has been clocked with a 
particular characteristic frequency will approximately 
equal the binary equivalent of one-half (211-1) of the 
capacity (2n-  1) of the accumulator. For example, the 
frequency index selected for an oscillator frequency of 
401.545 1200 megahertz is the binary equivalent of 
25,407. This assures that the frequency divider allocates 
approximately equal ranges of its capacity to detection 
of both high and low variations in the frequency of the 
oscillator. The zero-error constant is selected to equal 
7 
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the value of the frequency number obtained by clocking 
accumulator 26 with an accurate oscillator. Normally, a 
zero-error constant will have a value nearly equal to the 
binary equivalent of one-half of the capacity of accumu- 
lator 26. 
In the frequency-correction scheme previously ex- 
plained, each of the varactor diodes exhibits a non-lin- 
ear change in capacitance as a function of the voltage 
applied by the corresponding current-to-voltage con- 
verters. The characteristic frequency generated by a 
varactor-controlled oscillator accordingly varies non- 
linearly as a function of the applied varactor voltage. 
This non-linear function is empirically described for 
each set of digital-to-analog converters, varactor diodes 
and oscillators in a table of binary values (normalizing 
constants) stored in sequentially addressable (look-up) 
locations in RAM 40. Application of a particular nor- 
malizing constant stored in RAM 40 to a corresponding 
digital-to-analog converter will, therefore, cause a pre- 
dictable shift in the characteristic frequency of the asso- 
ciated oscillator. 
A frequency correction process, the principal steps of 
which are shown in the flow chart of FIG. 2, begins 
when a correction routine in the central processing unit 
causes a frequency index to be transferred from memory 
40 to frequency divider input register 22. Transfer is 
accomplished by sequentially loading successive eight- 
bit bytes of the frequency index into parallel input-out- 
put ports 34u, 34b, both of which typically have an eight 
bit capacity. The two bytes are then sequentially trans- 
ferred from ports 34u, 34b into input register 22, a six- 
teen-bit unit. FIG. 3 shows the sequence of various 
signals occurring at several points in the system during 
one iteration of a typical frequency-correction routine. 
A subsequent step in the routine activates output port 
46 to enable multiplexer 16 with the selection word 
(SW) corresponding to the frequency index to select 
one input channel from the several channels of the mul- 
tiplexer receiving cyclical signals from the WWV stage 
and the several local oscillators. Preferably, the first 
selection word specifies the WWV channel, thereby 
enabling the first iteration of the correction routine to 
compare the duration of a sampling interval set by the 
central processor unit against the frequency of a refer- 
ence signal such as the carrier of WWV. Then, if an 
error is detected in the duration of the sampling-inter- 
Val, the frequency of the clock signal provided by oscil- 
lator 50 to regulate the timing of microprocessor 36 
may be corrected, as explained more fully hereinafter, 
before the frequencies of the other local oscillators are 
checked and corrected. While enabled with a selection 
word specifying the input channel receiving the cycli- 
cal WWV carrier signal, multiplexer 16 passes the 10 
MHz carrier to Schmitt trigger 27 of frequency divider 
20 and the output of trigger 27 is applied to clock the 
operation of accumulator 26 and to toggle one input 
port of AND gate 28. 
When the lower byte of the frequency index has been 
loaded into input-output port 346, a strobe signal is 
provided by a strobe output terminal 77 of port 34b to 
the input of Schmitt trigger 29. Propagation delays 
cause the higher and lower bytes held by ports 34a, 34b 
to arrive at register 22 at different times during a ma- 
chine cycle following the strobe signal. The one-half 
cycle delay, however, caused by Schmitt triggers 27, 29 
in application of the strobe signal and the cyclical signal 
to AND gate 28 provides adequate time for both bytes 
to be transferred from ports 34u, 346 before AND gate 
28 triggers register 22 to transfer the frequency index 
into adder 24 via data bus A. Moreover, the fact that 
accumulator register 26 inherently latches on the trail- 
ing edge of the signal provided by Schmitt trigger 27 
5 provides a margin of time after the frequency index is 
transferred from register 22 to adder 24 between trans- 
fer of the frequency index from register 22 to adder 24 
before the contents of accumulator 26 are transferred 
via data bus B to adder 24. The multiplexer is held 
10 enabled by output port 46 for a precise number of ma- 
chine cycles. In a CDP1802 microprocessor, for exam- 
ple, 400,000 machine cycles will provide a sampling 
interval of very nearly one second for a clock frequency 
of 3.2 MHz. During this interval, IO7 cycles of the 
15 wwv IO MHZ carrier will cause accumulator register 
26 to be clocked 107 times. By way of example, with an 
initial accumulator count of zero and a frequency index 
having a value of one, during the first cycle of the 
WWV carrier adder 24 generates the sum 000 . . . 001; 
2o this digital count is immediately transferred to accumu- 
lator 26. During the next cycle the adder increments the 
digital count by one, the value of the frequency index, 
and again transfers the count to the accumulator. The 
adder continues to increment the count by the value of 
25 the frequency index during each cycle until the register 
output word equals 111 . 111. The next clock pulse 
causes the count to exceed the capacity (2'9 of the accu- 
mulator, thereby returning the count to 000. . . 000, its 
3o initial value. The count progresses linearly with clock 
pulses from all zeros to all ones. As indicated by FIG. 3, 
the contents of accumulator 26 represent a ramp func- 
tion with periodic resets to zero each time the count 
exceeds the capacity of the accumulator. In this routine 
35 the highest carry (i.e., the overflow) bits are ignored 
and only a sufficient number of the least significant 
accumulator bits necessary to provide the desired de- 
gree of accuracy are transferred from accumulator 26 at 
the end of the sampling interval. Transfer of the sixteen 
40 least significant bits from the accumulator register pro- 
vides a frequency number with a range of 0 to 65,535 
(i.e., 0 to 216- 1) pulse counts. With the 10 MHz WWV 
signal clocking the accumulator, for example, the accu- 
mulator will be incremented IO7 times over a one sec- 
45 ond sampling interval. By virtue of being clocked IO7 
times over a one second sampling interval, the fre- 
quency divider is able to detect a frequency drift in the 
clock oscillator with an accuracy of at least one in IO7 
pulses of the cyclical signal fi. For a 10 MHz cyclical 
50 signal and a 3.2 MHz clock oscillator, this is equivalent 
to a minimum error resolution of f0 .32  Hertz in fre- 
quency. 
Upon termination of the sampling interval, address 
logic 44 signals output port 46 to stop application of the 
5 5  selection word to multiplexer 16, thereby disabling the 
multiplexer and discontinuing clocking of accumulator 
26 with the 10 MHz cyclical signal. The contents of the 
sixteen least significant bits of the accumulator register 
provide a frequency number, FN, equal to the modulo- 
60 (2rJ.Q) sum given by the following expression: 
FN = [MC.f,ncfn I~FICLK] @ [2".Q] ( 1 )  
where 
65 MC is the number of machine cycles occurring dur- 
trnc is the period of a machine cycle; 
fREFis 10 MHz, the carrier frequency of WWV; 
ing the interval; 
9 
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F I ~ L K  is the frequency index for the clock oscillator 
2nis the capacity of the accumulator register, and Q is 
All of these parameters except tMc are fixed in value 
during the first iteration. The frequency number is se- 
quentially loaded as two successive eight-bit bytes into 
parallel input-output ports 34c, 34d. These two bytes are 
then sequentially transferred from the input-output 
ports via data bus 32 into microprocessor 36. The con- 
tents of the accumulator immediately prior to a sam- 
pling interval, which were stored in memory 40, are 
now subtracted from the frequency number, unless, the 
accumulator is reset at the start of the correction cycle. 
A predetermined "zero error" constant which repre- 
sents an ideal pulse count is transferred from RAM 40 to 
the microprocessor and compared, by double precision 
subtraction, to the difference between the frequency 
number (FN) generated by the current sampling inter- 
val and the contents of the accumulator prior to the 
current sampling interval. If the difference resulting 
from the subtraction is either zero or within a preset 
tolerance range (e.g., plus or minus one pulse) then the 
sole variable in equation (l), the period of the machine 
cycles, is accurate to a tolerance within the preset range 
(i.e., one count in ten million) and the routine automati- 
cally proceeds to repeat the iteration for the first of the 
local oscillators. A difference of t m ,  however, means 
that the period of the machine cycles is incorrect, 
thereby indicating that the clock oscillator initiating 
each machine cycle has slipped from its assigned fre- 
quency by &(m+ 1) parts in ten million. The difference, 
m, is used to address a normalizing constant (NC) in 
memory 40. The normalizing constant, which repre- 
sents the approximate voltage-versus-frequency charac- 
teristics of varactor diode 66fupon clock oscillator 50, 
is transferred from a look-up table in memory 40 to the 
microprocessor and subtracted from the difference, m, 
thereby providing a correction word (CW) normalized 
to the specific characteristics of varactor diode 66J The 
correction word is transferred from the microprocessor 
via data bus 32, to data latch 60fand converter 62f; 
thereby completing one iteration of the frequency-cor- 
rection routine. If a higher degree of accuracy is re- 
quired, if the voltage-versus-frequency control charac- 
teristic of the clock oscillator is non-linear (a character- 
istic common in many inexpensive oscillator circuits), 
or if a deviation in the frequency of the clock oscillator 
is too excessive to correct in a single iteration, the itera- 
tion would generally be repeated until the difference 
between the contents of the accumulator register after 
each interval and final number is reduced to zero and 
remains at zero for one or more successive iterations. 
Once a correction of the clock oscillator has been 
successfully completed, a frequency index correspond- 
ing to one of the local oscillators is transferred from 
memory 40 to input register 22 via data buses 32, 34u, 
346 and output port 46 is instructed to enable multi- 
plexer 16 to pass the cyclical signal from the corre- 
sponding local oscillator 12a. . . 12e and its associated 
Schmitt trigger 14a. . . 14e. Upon termination of the 
second sampling interval, the frequency number held in 
the accumulator register equals the modul0-(2~.Q) sum 
given by the following expression: 
FN= [MC.IM&FI~]@[Z".Q] (2) 
applied via bus A 
the number of accumulator overflows 
where 
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fi is the actual frequency of the local oscillator; 
FIi is the corresponding frequency index; and 
Q is the number of accumulator overflows during the 
All of these parameters except fi are constants during 
the second iteration. Consequently, a non-zero differ- 
ence outside a preset tolerance range (e.g., + I  pulse) 
after subtraction of the prior contents of accumulator 
and the corresponding "zero-error'' constant is a gauge 
of a variation between the actual and assigned frequen- 
cies of the local oscillator. As in the iteration for correc- 
tion of the clock oscillator, a non-zero difference results 
in generation of a correction word which is then applied 
to the corresponding data latch and digital-to-analog 
converter to effect a corrective shift in the frequency 
provided by the local oscillator. 
The routine then continues until the frequencies of all 
of the local oscillators have been checked and success- 
fully corrected. The routine includes an internal preset 
limit upon the number of iterations undertaken for cor- 
rection of the clock oscillator; if this limit is reached 
without its successful correction, operation of the sys- 
tem is inhibited to prevent a possible off-frequency use 
of the local oscillators. After the routine has success- 
fully checked and corrected the frequencies of all of the 
local oscillators, their cyclical signals may be applied to 
other networks for operational use. 
It may also be noted that by comparing a frequency 
number against a judiciously selected number other 
then the ideal count corresponding to the zero error 
frequency variation, the frequency of the local oscilla- 
tor being checked can be shifted, over a limited range, 
checked for accuracy, and then used for such purposes 
as providing a carrier signal for transmission of data 
over a neighboring channel. 
The frequency control system of this invention pro- 
vides a reliable correction network assuring a high de- 
gree of frequency stability, especially over a long term, 
for numerous local oscillator stages and thereby elimi- 
nates any need for energy consuming crystal ovens to 
provide frequency stability. With minor additions to the 
frequency divider 20, the system may also be used to 
provide a digitally-controlled form of angle modulation 
(frequency-shift or phase-shift keying) for narrow-band- 
width signals driven by one or more of the local oscilla- 
tor signals. FIG. 4 illustrates an alternative version of a 
frequency correction system in which a frequency di- 
vider 20' is enhanced by the addition of a full adder to 
serve as a phase adder 90, thereby permitting direct 
synthesis of phase-shift-keyed (PSK) radio-frequency 
signals. When the system is used in a frequency-synthe- 
sis mode (as opposed to in an oscillator frequency-cor- 
rection mode), accumulator 26 is continuously clocked 
by a radio-frequency signal, fj, from one of the local 
oscillator circuits 12a while central processing unit 30 
applies a constant frequency index, FI, to input register 
22. The most significant eight bits of the accumulator 
output are applied via data bus B directly to one input 
port of phase adder 90. Simultaneously, central process- 
ing unit 30 applies a predetermined multi-bit binary 
number stored in memory, as a phase index, PI, to the 
second input of phase adder 90 via an input-output port 
34e, data bus 35e, an input register 92, and data bus D. 
Typically, a phase index is an eight bit binary number 
which, when added to the eight most significant bits of 
the accumulator output, causes the output from the 
phase adder to be incremented by the value of the phase 
index. The sum provided by adder 90 immediately ap- 
interval. 
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pears at the input of a phase-plane read-only memory 
(ROM) 94. The actual value of the phase index depends 
upon the phase shift desired from the system. 
ROM 94 is a memory with a capacity of 256 eight bit 
words. A commercially available unit such as an 748473 
PROM is suitable for use as ROM 94. The data stored in 
ROM 94 represents one complete cycle of a time-vary- 
ing waveform such as a sine wave, with an added direct 
current offset incorporated into the data to allow a 
continuous, unipolar analog signal (such as a sine wave) 
to be produced by a digital-to-analog converter 97 fed 
by the ROM. This data is stored as sequential segments 
of the waveform in memory locations which are serially 
addressable by the contents of accumulator register 26. 
The minimum phase shift obtainable from each phase 
step for an eight-bit ROM address is: 
(3) 
Thus, if a k 1 radian phase shift is desired, the value of 
the phase index supplied to register 92 must be changed 
by: 
= f40. f one radian = f56.2500" 1.40625" 
Phase shift occurs when the central processing unit, 
as part of a phase modulation routine, changes the value 
of the phase index applied to register 92, thereby caus- 
ing an equal, non-sequential shift in the phase plane 
address provided by phase plane adder 90. Conse- 
quently, phase plane ROM 94 provides as its output a 
digital segment of the time-varying waveform which is 
separated, by one or more segments, from the segment 
provided immediately prior to the change of the phase 
index. 
For a phase plane memory with 256 addresses, the 
phase shift obtainable in a single change in the phase 
index is defined as any integral multiple of 21.40625" 
up to 2180" and is readily obtained by applying the 
appropriate positive or negative (in two's complement 
form) values of the phase index to phase adder 90 via 
data bus D. A positive phase index causes the output 
wave from converter 96 to advance while a negative 
phase index causes a phase retardation. A bandpass 
filter 98 may be included to remove undesired spectral 
energy centered around the input frequency, f,, and its 
harmonics from the analog signal provided by con- 
verter 96. 
Frequency shift keying (FSK) modulation is obtained 
by changing the frequency index applied to input regis- 
ter 22. If the frequency index is increased from one (000 . . . 001) to two (000.. . OlO), for example, the output 
from accumulator 26 will be incremented in value twice 
as fast because, on each pulse off,, the contents of the 
accumulator will now be incremented bv two. The 
12 
I - -  ~ 
The minimum increment of frequency shift, fmjn, 
obtainable for any particular system with a single local 
oscillator clocking the accumulator is given by: ' 
5 f;. 
2" 
Afmin = - . 
This feature is particularly advantageous in multi-chan- 
ne1 communications because fmjn may be set equal to 
lo either the desired unipolar FSK frequency deviation (or 
to a submultiple thereof) or the desired interchannel 
spacing (or a submultiple), or both. Then, either the 
FSK deviation or the center channel frequency, or 
both, may be digitally selected merely by an appropriate 
l5 change of the frequency index. It should be noted that 
the input frequency, f;, must be an integral multiple of 
the "bit rate" of the digital data to be transmitted to 
provide (for CPFSK/MSK modulation) continuous- 
2o phase zero crossings in the output waveform and 
thereby avoid occurrence of glitches or jitter due to 
non-synchronous data changes. This constraint does not 
apply for standard FSK, however. 
The modulated output frequency, fo, is approximately 
L5 an order of magnitude lower than the frequency, f;, of 
the signal clocking accumulator 26, and is first amplified 
by a radio-frequency amplifier 100, filtered by a band- 
pass filter 102, and applied to one port of a balanced 
mixer 104. The cyclical signal from local oscillator 12a 
3o is applied, via a buffer amplifier 106, to a second port of 
mixer 104 where it is mixed with the modulated outuut 
35 
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60 frequency of the output signal, fo, passing through filter 
98 is related to the input frequency, f;, clocking the 
accumulator, the frequency index, and the capacity of 
the accumulator register by the equation: 
f;.. FI 
2" 
fo = - 
65 
( 5 )  
frequency. The output from mixer 104, RF,,,,,, is filtered 
at the sum frequency, fo+f;, and passed to subsequent 
transmitter stages (not shown) where it may be multi- 
plied to provide a desired carrier frequency. 
As shown by FIG. 5, the system may be modified to 
provide control of oscillators over a wide range of 
frequencies. A medium speed counter 120 formed by 
such components as an LSI device of a pair of CD4040's 
is coupled to receive the most significant bit, MSB, of 
adder 24. This enables counter 120 to provide a numeri- 
cal representation of the number of times adder 24 over- 
flows its capacity during each sampling interval. 
Counter 120 is connected to processing unit 30 via data 
buses 3 5 1  35g, through two parallel input-output ports 
34f; 34g. After each sampling interval the contents of 
accumulator 26, FN, and the contents ofcounter 120, Q, 
will provide an aggregate value: 
(7) 
In effect, Q is an integer number quotient and F N  is a 
remainder. Intuitively, the value of Q is analogous to 
the characteristic of a logarithm and F N  represents the 
mantissa of the same number. 
As shown in FIG. 6, it is possible to use counter 120 
in a prescaling iteration to extend the range of frequen- 
cies over which a system may regulate a voltage con- 
trolled oscillator. In such an application, the value of Q 
obtained from counter 120 after multiplexer 16 had been 
held enabled during a sampling interval will be loaded 
into microprocessor 36 via input-output ports 34f; 34g 
and compared with a prescaler constant stored in mem- 
ory 40 as a program parameter for regulation of a par- 
ticular voltage controlled oscillator. The value of Q is 
compared with the prescaler constant in a double preci- 
sion subtraction routine. If the difference between Q 
4,550,292 
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and the prescaler constant is zero, the correction sce- 
nario will continue as shown in FIG. 2 by next loading 
the value of FN into microprocessor 36 from accumula- 
tor 26. If the difference is not zero, however, the differ- 
ence is used to address a look-up table stored in memory 
40 and obtain a new value for the range of the system. 
The new value for the range obtained from the loop-up 
table is entered and the interation continues by loading 
the frequency number, FN, from accumulator 26 into 
microprocessor. By changing the prescaling constant, 
the system is enabled to proceed through a greater 
frequency correction range without causing an inhibit 
condition. By appropriate pre-selection of the prescaler 
values stored in a control program, the system can use 
the value of Q as a coarse frequency adjustment gauge 
and thereby cause changes in the varactor voltages in 
larger steps with each iteration than before. In this con- 
trol scheme, the measured values of FN provide fine 
frequency control for the oscillators. 
The system disclosed provides enhanced long-term 
frequency stability without a continuous excessive con- 
sumption of power, to a plurality of local oscillator 
circuits by the expedient of using a central processing 
unit to compare pulse counts obtained from an ac- 
cumulator-type frequency divider stage clocked by the 
oscillator circuit being checked. By making an initial 
comparison of its own timing circuit against a frequency 
of known accuracy and then sequentially checking, and 
correcting, the frequencies of the local oscillators, the 
system is able to assure that its timing circuit is accurate 
to one pait in ten million and then, in subsequent itera- 
tions, to use the accuracy of its timing circuit to gauge 
and, if necessary, correct any deviation in the frequen- 
cies of the local oscillators to the same degree of preci- 
sion. The usefulness of the system in one of its most 
likely applications-providing frequency stability in a 
multi-channel digital data transmitter-is enhanced by 
inclusion of a second adder and a phase plane ROM in 
its frequency-divider stage to enable the system to di- 
14 
ond number to apply said cyclical signal to said 
divider means; 
converting means (60a/60e, 62a/62e, 64d64e) opera- 
tively responsive to said processing means for ap- 
plying said shifting signal to said source upon re- 
ception of said correction signal; and 
timing means (50, 52, 54, 56, 66fi coupled to said 
processing means for initiating each of said rna- 
chine cycles, whereby after said termination of said 
interval, said contents of said register (26) contain a 
modulo-(2n.Q) sum representing the product of 
said first number, said characteristic frequency, the 
duration of said interval, and 2-n, thereby enabling 
said programmable processing means to gauge any 
variation in the product of the period of said ma- 
chine cycles and said characteristic frequency by 
comparing said sum to said predetermined number, 
to use said variation to determine the value of said 
correction signal, and to apply said correction sig- 
nal to said converting means. 
2. The frequency control system of claim 1 wherein 
the product of said duration of said interval and said 
characteristic frequency exceeds said capacity of said 
register (26). 
3. The frequency control system of claim 2 wherein 
the value of said first number is predetermined to permit 
said modulo-(2”.Q) sum to approximately equal 2”- 1 
upon termination of said interval when said variation is 
substantially zero. 
4. The frequency control system of claim 3 wherein 
said timing means (50, 52, 54, 56, 66j) includes other 
converting means (60j 62J; 64j) operatively responsive 
to said processing means for providing said shifting 
signal, an input coupled to said other converting means 
35 and a stage exhibiting a shift in resonant frequency in 
response to application of said shifting signal whereby 
said timing means generates a timing signal initiating 
each of said machine cycles and the characteristic fre- 
quency of said timing signal is determined by said reso- 
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rectly provide MSK, FSK, and PSK modulation of 
-. radio frequency signals generated by the local oscillator 
circuits. 
5. The frequency control system of claim 4 wherein 
said divider includes (94, 96) coupled to 
receive said contents of said register for converting said 
contents into sequential components of a time-varying 
45 signal, whereby a change in the value of said first num- 
I claim: 
1. A frequency control system, comprising: 
divider means (20) including a register (26) having 
n-bits of binary capacity and means (24) for incre- 
menting the contents of said register with a first 
number in response to reception of each pulse of a 
cyclical signal; 
programmable processing means (30) interconnected 
with said divider means and operable in sequential 
machine cycles for generating said first number and 
second number during an interval set by a fixed 
number of said machine cycles wherein said first 
number and said second number correspond to an 
assigned frequency and are employed for compar- 
ing the contents of said register (26) with a prede- 
termined number upon termination of said interval, 
and further, are employed for propagating a cor- 
rection signal determined by any difference be- 
tween said contents and said predetermined num- 
ber; 
a source (12a/12e, 14a/14e, 6&/66e) providing a 
cyclical signal with a characteristic frequency that 
is correctable by reception of a shifting signal; 
switching means (16) connectable to said source, 
operatively enabled during reception of said sec- 
bgr causes a shift in the  frequency of said time-varying 
signal. 
6. The frequency control system of claim 5 wherein 
said divider means further comprises adder means (90) 
50 interposed between said register and said converting 
means for providing digital numbers varying in value 
from said contents by a third number, whereby a change 
in value of said third number causes a shift in the phase 
of said time-varying signal. 
55 7. A frequency control system, comprising: 
programmable processing means (30) including a 
memory (38, 40) and a routine stored in said mem- 
ory for controlling the operation of said frequency 
control system; 
said memory containing, for a source providing a 
cyclical signal having a characteristic frequency 
connectable to said system, a selection word, index 
number, and ideal count corresponding to the as- 
signed frequency of said source; 
said processing means providing to said system dur- 
ing a sampling interval, a selection word and index 
number corresponding to said source, and after 
said sampling interval for comparing the corre- 
6 0  
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sponding ideal count stored in memory with n the values of said n least-significant bits addressing said 
least-significant bits of a digital count made during sequential components by the value of said phase index. 
said interval and propagating a correction number 14. The frequency control system of claim 11 wherein 
determined by any difference between said ideal said incrementing means includes an adder (24) provid- 
count and said n least-significant bits of said digital 5 ing data input to said register (26), further comprising 
count; counting means (120) operatively interconnected be- 
means (20) interconnected with said programmable tween said adder and said processing means for rnain- 
processing means for incrementing said index num- taining a running count of the number of occurrences of 
ber once per cycle of said characteristic frequency overflow in the most significant bit of said n-bit register 
to make said digital count while being clocked by 10 during each sampling interval, thereby enabling said 
said cyclical signal, said incrementing means hav- processing means to provide control over a wide range 
ing a register (26) with n bits of binary capacity, for of frequencies. 
retaining said n least-significant bits of said digital 
count; 
means (16) connectable to said source providing a 15 
cyclical signal having said characteristic frequency 
and enabled by said selection word for clocking 
said incrementing means with said cyclical signal; 
means ( 6 0 ~ .  . . 60J 62u. . . 62J 64u. . . 64J 660. . . 
64f) connectable to said source and operatively 20 
responsive to said processing means for shifting 
said characteristic frequency upon reception of 
said correction number; and 
timing means connectable to said processing means 
and shifting means for regulating the duration of 25 
said interval. 
15. A frequency control system, comprising: 
a programmable central processing unit (30) contain- 
ing a memory (38, 40) and a routine stored in said 
memory for controlling operation of said fre- 
quency control system in sequential machine cy- 
cles, said memory including a selection word, a 
plurality of frequency index numbers, a plurality of 
phase index numbers, and an ideal count; 
said processing means providing to said system said 
selection word and selected ones of said frequency 
and said phase index numbers and propagating a 
correction word determined by comparison of said 
ideal count and with the contents of an n-bit regis- 
ter upon expiration of a sampling interval set by a 
8. The frequency control system of claim 7 wherein fixed number of said machine cycles; 
said duration of said sampling interval is set equal to a a frequency divider (22, 24, 26), including said n-bit 
fixed number of machine cycles of said processing register, interconnected with said processing unit 
means (30) and said timing means comprises a clock 30 and cyclically incrementing the contents of said 
, providing a timing signal initiating each of said machine n-bit register when clocked by a cyclical signal; 
cycle. switching means (16) connectable to a source provid- 
9. The frequency control system of claim 8 wherein: ing a cyclical signal, said source having an electri- 
said timing means further comprises a reference cally variable characteristic frequencies, said 
source (70, 72, 74, 76) providing a cyclical signal 35 clocking means being operatively enabled during 
having a fixed reference frequency to said cyclical reception of said second number to apply said cy- 
signal providing means; and clical signal to said divider means; 
said clock includes an input terminal coupled to said a timing circuit (50, 52, 54, 56) including a voltage 
shifting means and means connected to said input controllable oscillator exhibiting a characteristic 
for providing a shift in impedance in response to 40 frequency, providing a timing signal initiating each 
the application of said shifting signal to said input of said machine cycles; 
terminal. means (60a. . . 60J 6%. . . 62J 64u. . . 64j 66u. . . 
10. The frequency control system of claim 9 wherein 66J connectable to said processing means for shift- 
said memory includes look-up tables of constants re- ing a selected one of said source generated charac- 
lated to said source for generating said correction num- 45 teristic frequencies upon reception of said correc- 
ber in response to any difference between said ideal tion signal; 
count and said least-significant bits of said digital count. a first adder (90) interconnected to said n-bit register 
11. The frequency control system of claim BO wherein and said processing unit to continuously generate 
said binary capacity of said register is less than the prod- the sum of the contents of said register and said one 
uct of said index number, the corresponding assigned 50 of said phase index numbers; 
frequency of said source, and the duration of said sam- a memory (94) containing sequential components of a 
pling interval. time varying waveform addressable by said sum; 
12. The frequency control system of claim 118 wherein and 
said incrementing means includes: means (96) for converting said sequential components 
memory means (94) operatively connected to said 55 into a time varying analog signal. 
register, for storing a plurality of sequential com- 16. The frequency control system of claim 15 wherein 
ponents of a time-varying signal, said sequential said frequency divider includes a second adder (24) 
components being serially addressable by said n providing data input to said n-bit register, further com- 
least-significant bits of said digital count; and prising counting means (120) operatively intercon- 
means (96) receptively coupled to said memory 60 nected between said second adder and said processing 
means for receiving and converting said sequential unit for maintaining a running count of the number of 
components into a time-varying waveform. occurrences of, overflow in the most significant bit of 
13. The frequency control system of claim 12 wherein said n-bit register during each sampling interval, 
thereby enabling said processing means to provide con- said incrementing means further comprises adder means 
(90) interposed between said register and said memory 65 trol over a wide range of frequencies. 
means and coupled to receive a phase index for varying * * * * *  
